Home Forums MIPS Insider CI20 EJTAG

This topic contains 0 replies, has 1 voice, and was last updated by  Matt 2 years, 6 months ago.

Viewing 1 post (of 1 total)
  • Author
  • #64060


    Apologies if this has been addressed, but my searches didn’t turn up anything.

    There are a couple of threads out there that brush on the subject of not seeing the ROCC bit of the EJTAG CONTROL register clearing:!topic/mips-creator-ci20/yEYqrx2L8mA

    but no resolution. I’m currently using a BusBlaster v3 with OpenOCD and am probing the JTAG signals with a Saelae Logic 16 as a sanity check. No matter what I scan into the DR after selecting the ECR, I always subsequently scan out 0xC0000000.

    I’d really like to make use of this combo of OpenOCD and BusBlaster for low level JTAG access. Can anyone point me in a direction to move? I’m happy to read docs, look at examples, hack some code.


Viewing 1 post (of 1 total)

Forums are currently locked.