Forum Replies Created
The MIPSfpga SoC is the package has covered such content
they build a “UART” a simple kind of serial port on to a MIPSfpga core.
The OpenOCD manual is already in the downloads section of community.imgtec.com:
Thank you Bruce!!
Sorry for the late reply.
There are 2 adder blocks in the m14k_edp module.
m14k_edp_add.v … Is a structurally implemented adder consisting mostly of CSAs
m14k_edp_add_simple.v … Is the same adder implemented with a simple + operand.
We have two types, because the core predates a time (decades ago) when synthesis tools could reliably synthesize arithmetic and multiplication logics.
If you have further questions, please contact email@example.com
Laurence20th April 2016 at 5:32 pm in reply to: Is there a document describes the structure of the Mipsfpga project #65442
Please find the attached info-sheet of MIPSfpga (both in Chinese and English)
We are currently running a series of workshop in China, next cities would be at Chongqing and Guangzhou, please visit E-element here for more information: http://www.e-elements.com/cn/da0.asp
Laurence14th April 2016 at 10:59 am in reply to: FAQ: How to Register IUP and Get Access to the Materials #65459
The MIPSfpga Getting Started Package and Fundamentals package are now in v.1.3 ; Currently we don’t have plans to shorten the permission process, but thanks for your advice, we will evaluate internally. To access the update version, please request to download again with intended use to update the package
For any Bus Blasters issue, please post on the MIPSfpga forum here: https://community.imgtec.com/forums/cat/mips-insider/mipsfpga/
Hi Dr. Nicholas,
Please find separate email!! 🙂
We are aiming to release the SoC package in Q1 2016